Abstract We propose a simple method for fabricating Si single-electron transistors (SET) with coupled dots by means of a pattern-dependent-oxidation (PADOX) method.
Introduction
Double-dot single-electron transistors (double-dot SETs) have attracted much attention in single-electron transfers [1] [2] [3] [4] and quantum computing [5] [6] [7] because they provide a highly tunable quantum-dot system in which artificial two-levels can be adjusted by gate and drain voltages. In the initial stage of this research, these kinds of devices have mainly been fabricated in the two-dimensional (2D) electron-gas system by using tunable gate to control electrical potential barriers [5, [8] [9] [10] [11] . If the devices can be fabricated on the Si wafer, extremely low power operation in combination with conventional CMOS LSIs will be possible. Recently the silicon-based devices, which were fabricated on a silicon-on-insulator (SOI) wafer by electron beam lithography, have been studied [3, 7, 12] . However, fabricating small silicon-based double-dot structures is not easy because of the limits on the minimum feature size of the lithography. In this study, we developed a simple fabrication method for double-dot
SETs on a SOI wafer by using a pattern-dependent-oxidation (PADOX) method [13] - [16] , which is a CMOS compatible process and can possibly make small dots smaller than the lithographic limit.
The PADOX method uses special phenomena that occur during oxidation of one-dimensional Si nanowires on a silicon-on-insulator (SOI) wafer and achieves 10-nm Si islands. The great advantage of this method is that tunnel barriers are automatically formed between the island and source/drain electrodes in a self-aligned manner. The process of PADOX is very simple: Si nanowires connected to wide Si layers are thermally oxidized. The thermal oxidation of Si is known as one of the most stable processes in LSI technology. Although the process is simple, the principle of PADOX is complicated. The basic principle of the formation is the band-gap modulation of the Si wire due to both the quantum size effect and the strain caused by the oxidation [16] . However, conventional PADOX only produces a single dot in the middle of the one-dimensional Si wire. Here, we describe and demonstrate the Si double-dot formation by using specially designed Si nanowires and the PADOX method.
Device fabrication
We fabricated SETs on an SOI substrate using conventional Si-CMOS processes. We made a specially designed Si nanowire-which had small constrictions at the end of the drain side of the wire, as shown in the scanning electron microscope (SEM) image in Fig. 1 -on the SOI substrate by electron-beam lithography and dry etching. The initial wire width was 44 nm, the length was 100 nm, and the height, which corresponded to the thickness of the SOI layer, was 25 nm. Then we used the PADOX method at 1000°C in the dry oxygen ambient. After depositing a 50-nm-thick SiO 2 interlayer, we attached a phosphorus-doped polycrystalline Si gate electrode over the pattern shown in Fig. 1 .
Here, we also used the Si substrate of the SOI as a backgate. To confirm that the device has double-dot, we simulated the characteristics by using the Monte Carlo method [17] . The formation of the double-dot could be estimated on the basis of these results.
Results and discussion
Since the gate capacitance C g1 of 0.8 aF is similar to those of SETs fabricated by the conventional PADOX method, dot 1 is the dot formed in the center of the wire by the PADOX mechanism. Although dot 2 has a small gate capacitance C g2 of 0.1 aF, which is 1/8 of C g1 , the total capacitance of dot 2 is about 20 aF, which is almost twice as large as that of dot 1, 12.8 aF. This fact indicates that the electric flux lines from dot 2 mainly go to the drain area not to the gate, which means that dot 2 is strongly coupled with the drain area. Since the two dots should be in the same plane parallel to the gate and substrate as mentioned above, the arraignment of dots 1 and 2 in the wire can be drawn schematically, as shown in Fig. 6(b) . Although the total capacitance of dot 1 is smaller than that of dot 2, dot 1 is strongly coupled with frontgate and backgate. Meanwhile, the electric flux lines originating from dot 2 go to the drain because dot 2 shares a large junction area with the drain as shown in Fig. 6(b) . Thus it is considered that the gate capacitance of dot 2 shrinks despite dot 2 being relatively large.
The formation mechanism of the double dots is explained as follows. As mentioned above, dot 1 is formed by the conventional PADOX method, in which the combination of the strong-stress induced band-gap shrinkage and potential increase caused by the quantum size effect forms a single-electron island (dot) together with a tunnel barrier at both sides of the island. This is illustrated in the potential diagram along the Si wire shown in Fig. 6 (a) [15] . When the 2D Si layer pattern formed on the SOI substrate is oxidized, the oxidation from the Si/buried oxide interface plays an important role.
Although the amount of oxygen diffusing from the pattern edge is largest at the area closer to the pattern edge, stress accumulated during the oxidation suppresses the oxidation there. As a result, the oxidation from the back precedes more at the area a little further from the pattern edge. When we made small constrictions at the end of the Si wire as shown in Fig. 1 , this enhanced the stress accumulation at the edge and provided more oxygen for the area a little further from the edge [12, 14] . This thins the 2D Si layer in this area, as shown in Fig. 6(c) , which is a cross sectional view of the device. This thin Si region acts as a tunnel barrier, as shown in Fig. 6(a) . Dot 1 is located between the two potential barriers formed at the end of the wire by the PADOX, and dot 2 is located at the drain side surrounded by the drain. long-period beats were observed as well as short-period oscillations up to about 16K, but only short-period oscillations were observed at 32K. This reveals that the beats disappear at lower temperatures than the short-period oscillations because the charging energy of dot 2 is smaller than that of dot 1. These results confirm the accuracy of the capacitance parameters calculated by the simulation. Figure 8 shows the I d -V g characteristics measured for another device fabricated using almost the same design rules. Similar current oscillations with beats are also observed.
In this device, the evaluated gate capacitance of dot 1 is 2.8 aF, and that of the dot 2 is 0.56 aF. These results also confirm that the method proposed here is applicable to forming the double-dot SETs. As shown in the two results, the asymmetry of the gate capacitances of the two dots sometimes inconveniences the application in the single-electron transfers or quantum computing. Further investigation to improve the initial pattern is needed to achieve more sophisticated and freer island design.
Conclusion
We demonstrated the fabrication method of the double-dot structure by using a specially designed Si nanowire that had small constrictions and by using the PADOX method. We analyzed the oscillation characteristics and revealed the position of the two dots and estimated the mechanism of the formation. The method demonstrated here is efficient because coupled dots are automatically formed in accordance with the initial pattern on the SOI wafer. The mechanism may enable us to make a triple-dot system.
We believe that we can also fabricate a double-dot that has equivalent gate capacitances though further experimental and theoretical studies are needed to design the initial pattern. 
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